


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/15	Deciphered Date	2019/12/15	Title
				Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-G07AP(KBL-U UMA) 61
				Date: Friday, January 26, 2018
				Sheet 3 of 58




G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5





SOC\_DP1\_CTRL\_DATA(Internal Pull Down):

Display Port B Detected

0 = Port B is not detected.

1 = Port Bis detected.

SOC\_DP2\_CTRL\_DATA(Internal Pull Down):

Display Port C Detected

0 = Port C is not detected.

1 = Port C is detected.

HDMI DDC (Port B)

<28> HOST\_DP1\_CTRL\_CLK  
<28> HOST\_DP1\_CTRL\_DATA

HOST\_DP1\_CTRL\_CLK L13  
HOST\_DP1\_CTRL\_DATA L12

GPP\_E18/DDPB\_CTRLCLK  
GPP\_E19/DDPB\_CTRLDATA

GPP\_E20/DDPC\_CTRLCLK  
GPP\_E21/DDPC\_CTRLDATA

GPP\_E22/DDPD\_CTRLCLK  
GPP\_E23/DDPD\_CTRLDATA

EDP\_COMP  
EDP\_ROMP  
SKL-U\_BGA1356

1 OF 20

GPP\_E13/DDPB\_HPD0  
GPP\_E14/DDPC\_HPD1  
GPP\_E15/DDPD\_HPD2

GPP\_E16/DDPE\_HPD3  
GPP\_E17/EDP\_HPD

EDP\_BKLTEN  
EDP\_BKLTCTL  
EDP\_VDDEN

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL  
DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

HOST\_DP1\_HPD <28> From HDMI

DDI2\_HPD

NMI\_DBG#\_CPU <10,33>

EC\_SC# <33>

EDP\_HPD <27> From eDP

ENBKLT <33>

BKL\_PWM\_CPU <27>

ENVDD\_CPU <27>

RC123 1 @ 2100K\_0402 5% ENVDD\_CPU

RC124 1 @ 2100K\_0402 5% ENBKLT

XDP CONN

RC11 2 @ 1.51 0402 5% SOC\_XDP\_TMS  
RC13 2 @ 1.51 0402 5% SOC\_XDP\_TDI  
RC15 2 @ 1.51 +1% 0402 SOC\_XDP\_TDO  
RC364 2 @ 1.51 0402 5% CPU\_XDP\_TCK0


RC14 2 @ 1.51 0402 5% XDP\_FREQ# <11>  
RC31 1 @ 2.1K\_0402 5% XDP\_ITP\_PMODE <16>


RC365 2 @ 1.51 0402 1% SOC\_XDP\_TRST#  
RC35 2 @ 1.51 0402 1% CPU\_XDP\_TCK0  
RC37 2 @ 1.51 0402 5% PCH\_JTAG\_TCK1  
RC366 1 @ 2.0 0402 5% CFG3 <16>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/04/10		Deciphered Date	
				2019/12/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				SKL-U(1/12)DDI,MSIC,XDP,EDP	
				Customer	
				LA-G07AP(KBL-U UMA 6L)	
				Rev	
				v0.3	
Date: Friday, January 05, 2018				Sheet 5 of 59	

# Interleaved Memory

PDG#543016, ODT: CPU side no connect, DRAM side connect to VDDQ(Memory down); FET+R(SO-DIMM)





SMBALERT# (Internal Pull Down):  
eSPI or LPC  
0 = LPC is selected for EC --> For KB9022/9032 Use  
1 = eSPI is selected for EC --> For KB9032 Only.

SMB  
(Link to XDP, DDR, TP)

SML1  
(Link to EC, GPU, LAN, Thermal Sensor)

To EC

From WW36 MOW for SKL-U ES sample

Follow 543016\_SKL\_U\_Y\_PDG\_0\_9

SPI ROM (8MByte Only)

<DB> Un-pop QC2 for new 0x90 thermal sensor



CLK Source CPU to SPI ROM

BOM  
SA000046400 S IC FL 64M EN25Q64-104H1P SOP 8P MXIC  
SA000008100 S IC FL 64M M25Q64-104H1P SOP 8P  
WINBOND SA000039A30 S IC FL 64M M25Q64-104H1P SOP 8P SPI ROM  
Micron SA000051100 S IC FL 64M M25Q64-104H1P SOP 8P

ENE Fixed Code Block Diagram

Security Classification		Compal Secret Data	
Issued Date	2017/04/10	Deciphered Date	2019/12/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Title		Compal Electronics, Inc.	
SKL-U(3/12)SPI,ESPI,SMB,LPC		Document Number	
LA-G07AP(KBL-U_UMA_6L)		Rev	
Date: Friday, January 05, 2018		Sheet 7 of 59	





	UMA	DIS
PROJECT_ID	0	1
2G VRAM	0	1
VRAM Clock	0	1

X76 BOM control RAM size



Net Name	4G	2G
VRAMCLK_SEL	1	0




### HDA for AUDIO




HDA\_SDOUT:  
ME Flash Descriptor Security Override  
Low : Disabled(Default)  
High : Enabled



		PLAT_SEL1	
		0	1
PLAT_SEL0	0	KBL-U	KBL-R
	1	SKL-U	NA







### Functional Strap Definitions

- SPKR (Internal Pull Down):**
- TOP Swap Override
- 0 = Disable TOP Swap mode.---> AAX05 Use
- 1 = Enable TOP Swap Mode.
- GSPI0\_MOSI (Internal Pull Down):**
- No Reboot
- 0 = Disable No Reboot mode. --> AAX05 Use
- 1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.
- GSPI1\_MOSI (Internal Pull Down):**
- Boot BIOS StrapBit
- 0 = SPI Mode --> AAX05 Use
- 1 = LPC Mode



### Strap Pin



### CPU THERMAL SENSOR









When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.



GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1 and Port 2
USB_OC1#	USB2 Port 3
USB_OC2#	N/A
USB_OC3#	N/A
DEVSLP0	N/A
DEVSLP1	N/A
DEVSLP2	NGFF SSD KEY- M
SATA_GP0	N/A
SATA_GP1	ODD_PLUG#
SATA_GP2	PCIE/SATA



# +1.0V\_PRIM TO +1.0V\_VCCSTU




## +1.0V\_PRIM TO +1.0VS\_VCCSTG / +1.0VS\_VCCIO






Security Classification		Compal Secret Data		Title	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	SKL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	v0.3
Date				Friday, January 05, 2018	Sheet 12 of 59







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D TO ANY OTHER DIVISION BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			<p>Document Number</p> <p>LA-G07AP(KBL-U) MA 6L</p>	Rev
			FRIDA, 4/9/2018	v0.3



Security Classification		Compal Secret Data		Title	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G07AP(KBL-U_UMA_6L)	v0.3
Date:		Friday, January 05, 2018		Sheet	15 of 59


SI 1/15SI 1/15

# CHANNEL-A

## REVERSE TYPE

### Interleaved Memory


TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :  
WRITE ADDRESS: 0XA0  
READ ADDRESS: 0XA1  
SA0 = 0; SA1 = 0; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM1.257,259



Layout Note:  
Place near JDIMM1.258





Layout Note:  
PLACE THE CAP near JDIMM1. 164



Layout Note:  
Place near JDIMM1



Part Number: LTX0069GA0  
Part Value: S SOCKET FOX AS0A827-H2RB-7H 260P DDR4




Security Classification	Compal Secret Data		Document Number		Title	
Issued Date	2017/04/10	Deciphered Date	2019/12/15		P18-DRDRV_CHA: DIMMO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev v0.3
LA-G07AP(KBL-U_UMA 6L)						Sheet 17 of 59

# CHANNEL-B

## Interleaved Memory

STD (5.2 mm)



TOP: JDIMM2 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS: 0XA4  
READ ADDRESS: 0XA3  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM2.257,259


Layout Note:  
Place near JDIMM2.258




Layout Note:  
PLACE THE CAP WITHIN 200 MILS  
FROM THE JDIMM2




Layout Note:  
Place near JDIMM2



<6> DDR\_M1\_D[0..15]  
<6> DDR\_M1\_D[16..31]  
<6> DDR\_M1\_D[32..47]  
<6> DDR\_M1\_D[48..63]



Part Number: LTCX0069FA0  
Part Value: S SOCKET FOX AS0A827-H2SB-7H 260P DDR4



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-G07AP(KBL-U_UMA_6L)
				Rev
				v0.3
				Date
				Friday, January 05, 2018
				Sheet 18 of 59



The schematic diagram illustrates the electrical connections for the camera module. The camera chip, labeled UG2, is a CS10FST1U050P SA0000BEY00. It has several pins connected to the board:


- IN1** and **IN2** are connected to the **LCDVDD** supply.
- OUT1** and **OUT2** are connected to the **3VS\_CAMERA** supply.
- FLAG2** is connected to the **3VS** supply.
- GND** is connected to the ground plane.

The board components include:

- Capacitors:** CCG2, CCG3, CCG4, CCG5, CCG6, CCG7, CCG8, CCG9, CCG10, CCG11, CCG12, CCG13, CCG14, CCG15, CCG16, CCG17, CCG18, CCG19, CCG20, CCG21, CCG22, CCG23, CCG24, CCG25, CCG26, CCG27, CCG28, CCG29, CCG30, CCG31, CCG32, CCG33, CCG34, CCG35, CCG36, CCG37, CCG38, CCG39, CCG40, CCG41, CCG42, CCG43, CCG44, CCG45, CCG46, CCG47, CCG48, CCG49, CCG50, CCG51, CCG52, CCG53, CCG54, CCG55, CCG56, CCG57, CCG58, CCG59, CCG60, CCG61, CCG62, CCG63, CCG64, CCG65, CCG66, CCG67, CCG68, CCG69, CCG70, CCG71, CCG72, CCG73, CCG74, CCG75, CCG76, CCG77, CCG78, CCG79, CCG80, CCG81, CCG82, CCG83, CCG84, CCG85, CCG86, CCG87, CCG88, CCG89, CCG90, CCG91, CCG92, CCG93, CCG94, CCG95, CCG96, CCG97, CCG98, CCG99, CCG100.
- Resistors:** R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100.
- Inductors:** L1, L2, L3, L4, L5, L6, L7, L8, L9, L10, L11, L12, L13, L14, L15, L16, L17, L18, L19, L20, L21, L22, L23, L24, L25, L26, L27, L28, L29, L30, L31, L32, L33, L34, L35, L36, L37, L38, L39, L40, L41, L42, L43, L44, L45, L46, L47, L48, L49, L50, L51, L52, L53, L54, L55, L56, L57, L58, L59, L60, L61, L62, L63, L64, L65, L66, L67, L68, L69, L70, L71, L72, L73, L74, L75, L76, L77, L78, L79, L80, L81, L82, L83, L84, L85, L86, L87, L88, L89, L90, L91, L92, L93, L94, L95, L96, L97, L98, L99, L100.
- Diodes:** D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, D16, D17, D18, D19, D20, D21, D22, D23, D24, D25, D26, D27, D28, D29, D30, D31, D32, D33, D34, D35, D36, D37, D38, D39, D40, D41, D42, D43, D44, D45, D46, D47, D48, D49, D50, D51, D52, D53, D54, D55, D56, D57, D58, D59, D60, D61, D62, D63, D64, D65, D66, D67, D68, D69, D70, D71, D72, D73, D74, D75, D76, D77, D78, D79, D80, D81, D82, D83, D84, D85, D86, D87, D88, D89, D90, D91, D92, D93, D94, D95, D96, D97, D98, D99, D100.
- Transistors:** Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, Q9, Q10, Q11, Q12, Q13, Q14, Q15, Q16, Q17, Q18, Q19, Q20, Q21, Q22, Q23, Q24, Q25, Q26, Q27, Q28, Q29, Q30, Q31, Q32, Q33, Q34, Q35, Q36, Q37, Q38, Q39, Q40, Q41, Q42, Q43, Q44, Q45, Q46, Q47, Q48, Q49, Q50, Q51, Q52, Q53, Q54, Q55, Q56, Q57, Q58, Q59, Q60, Q61, Q62, Q63, Q64, Q65, Q66, Q67, Q68, Q69, Q70, Q71, Q72, Q73, Q74, Q75, Q76, Q77, Q78, Q79, Q80, Q81, Q82, Q83, Q84, Q85, Q86, Q87, Q88, Q89, Q90, Q91, Q92, Q93, Q94, Q95, Q96, Q97, Q98, Q99, Q100.
- ICs:** U1, U2, U3, U4, U5, U6, U7, U8, U9, U10, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, U24, U25, U26, U27, U28, U29, U30, U31, U32, U33, U34, U35, U36, U37, U38, U39, U40, U41, U42, U43, U44, U45, U46, U47, U48, U49, U50, U51, U52, U53, U54, U55, U56, U57, U58, U59, U60, U61, U62, U63, U64, U65, U66, U67, U68, U69, U70, U71, U72, U73, U74, U75, U76, U77, U78, U79, U80, U81, U82, U83, U84, U85, U86, U87, U88, U89, U90, U91, U92, U93, U94, U95, U96, U97, U98, U99, U100.

The image displays several circuit diagrams for the Raspberry Pi 4B, focusing on power management and sensor integration.

- Top Diagram: USB Power Management**
  - Shows connections for USB20\_P7\_R, USB20\_P7\_R.2, and USB20\_N7\_R.3.
  - Includes components like @ESD@ D6, PESD5V0UBT\_SOT23-3, and various resistors (R260, R5187, R173).
  - Labels include <11> USB20\_P7, <11> USB20\_N7, <10> TS\_GPIO\_CPU, and <33> TS\_GPIO\_EC.
- Second Diagram: Touch Screen Power Selection (+3VS\_TOUCH)**
  - Shows a power switch circuit for +3VS\_TOUCH.
  - Includes components like RTS7 1, FG4, and SA000042A00 G5250Q173U SOT-23 3P POWER SWITCH.
  - Labels include CTS3, 4.7U\_0402\_6.3VEM, and +3VS\_TOUCH only for FHD with TS.
- Third Diagram: Touch Screen Power Selection (+5VS\_TOUCH)**
  - Shows a power switch circuit for +5VS\_TOUCH.
  - Includes components like RTS8 1, FG2, and SA000042A00 G5250Q173U SOT-23 3P POWER SWITCH.
  - Labels include CTS6, 4.7U\_0402\_6.3VEM, and +5VS\_TOUCH only for HD with TS.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			eDP CONN/Camera/TS	
			Document Number <b>LA-G07AP(KBL-U) UMA 6L</b>	Rev v0.3
Date: Friday, January 05, 2018			Sheet 27 of 59	








<CPU>

### 1.3.2 Digital Display Interface Signal Mapping


Table 1-4. Digital Display Interface Signal Mapping

Port	DDI PROCESSOR Pin Names	Display Port Mapping	HDMI* Mapping
Port 1	DDI1_TXN[0]	DDI1_LANE0_DP	HDMI0C_TX2_DP
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMI0C_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DP	HDMI0C_TX1_DP
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMI0C_TX1_DP
	DDI1_TXN[2]	DDI1_LANE2_DP	HDMI0C_TX0_DP
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMI0C_TX0_DP
	DDI1_TXN[3]	DDI1_LANE3_DP	HDMI0C_CLK_DP
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMI0C_CLK_DP
	DDI1_HPD	DDI1_HPD_Q	DDI1_HPD_Q
	DDI1_CTRLCLK	NA	DDI1_CTRL_CLK
	DDI1_CTRLDATA	NA	DDI1_CTRL_DATA
	DDI1_LANE0_DP	DDI1_LANE0_DP	HDMI0C_TX2_DP
	DDI1_LANE1_DP	DDI1_LANE1_DP	HDMI0C_TX1_DP
	DDI1_LANE2_DP	DDI1_LANE2_DP	HDMI0C_TX0_DP
	DDI1_LANE3_DP	DDI1_LANE3_DP	HDMI0C_CLK_DP



\*DDA30\_LA-F292PR02: RS\_8.2ohm\_RP\_360ohm





HDMI Conn.








CL9, CL20 close to UL1 Pin 11  
CL5 & CL19 close to UL1: Pin 32



power rail need to check

power rail need to check



### RTL8107ESH-CG/RTL8111HSH-CG Co-Lay



CL8, CL23 close L2.  
CL26 close UL1 Pin 3.  
CL12 close UL1 Pin 8.  
CL13 - CL15 close UL1 Pin 22.  
CL11, CL27 close UL1 Pin 30.


+LAN\_VDD\_3V3=40mil  
+VDDREG=40mil  
+LAN\_REGOUT=60mil

(SA000084T00) RTL8111HSH-CG Giga




<6,7,9,10,11,13,17,18,27,28,29,31,32,33,36,39,40,52> +3VS

<7,13,29,33,34,35,40,48,49,50,51> +3VALW




## NGFF and WLAN


Unpop QB8 and RL25 for not supportOBFF



Active Low



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LA-G07AP(KBL-U_UMA_6L)				v0.3
Date: Friday, January 05, 2018				Sheet 30 of 59



<6,7,9,10,11,13,17,18,27,28,29,30,32,33,36,39,40,52> +3VS +3VS


**Figure 12-1. PCI Express\* Link Configurations Supported by the Guidelines in this Chapter**

PCH-LP Details	PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3			
Flex I/O Lane #	5	6	7	8	9	10	11	12	13	14	15	16
PCIe* Lane #	1	2	3	4	5	6	7	8	9	10	11	12
Base-U	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5				RP 9		RP 11	RP 12
	1x2+2x1	RP 1	RP 3	RP 4	RP 5				RP 9		RP 11	RP 12
	2x1+1x2	RP 4	RP 3	RP 1	RP 5				RP 9		RP 11	RP 12
Premium-U	4x1	RP 1	RP 2	RP 3	RP 4	RP 5	RP 6	RP 7	RP 8	RP 9	RP 10	RP 11
	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5		RP 7	RP 8	RP 9		RP 11	RP 12
	1x2+2x1	RP 1	RP 3	RP 4	RP 5		RP 7	RP 8	RP 9		RP 11	RP 12

<SSD>

<11> PCIe\_CRX\_DTX\_N11  
<11> PCIe\_CRX\_DTX\_P11  
<11> PCIe\_CTX\_C\_DRX\_N11  
<11> PCIe\_CTX\_C\_DRX\_P11  
**<11> PCIe\_CRX\_DTX\_P12**  
**<11> PCIe\_CRX\_DTX\_N12**  
<11> PCIe\_CTX\_C\_DRX\_N12  
<11> PCIe\_CTX\_C\_DRX\_P12  
<9> CLK\_PCIE\_N4  
<9> CLK\_PCIE\_P4

Key TYP.M











### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express\* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe\* multiplexed ports.

**Note:** When SATA and PCIe\* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.


39	GND	PCIeM/Mo_D090000U90_MZVLW1T0HMH-009H1_F73H1Q_0FH	39	GND	Return Current Path	40	GND	Return Current Path
41	PETn0	PCIe TX	42	N/C		43	TXP	Transmitter Differential Signal Pair
43	PETn1	PCIe TX	44	N/C		45	TXN	Transmitter Differential Signal Pair
45	GND	Return current path	46	N/C		47	GND	Return Current Path
47	PERn0	PCIe Rx	48	N/C		49	PERn1	Receiver Differential Signal Pair
49	PERp0	PCIe Rx	50	PERST#		51	PERp1	Receiver Differential Signal Pair
51	GND	Return current path	52	CLKREQ#		53	GND	Return Current Path



Security Classification	Compel Secret Data		Title	Compel Electronics, Inc.
Issued Date	2017/08/24	Deciphered Date	2018/08/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS CAN BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			The Document Number <b>AUDIO ALC3258-CG</b> LA-G07AP(KBL-U_UMA_6L) v4.0 Date: Friday, January 05, 2018	



## TP Button BD Connector




<7,13,29,30,33,35,40,48,49,50,51> +3VALW

<12,37,38,39,40,48,49,52,53> +5VALW




## Keyboard conn





Pin1	KSI1	KB Spec
Pin32	5V	5V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LA-G07AP(KBL-U_UMA_6L)				v0.3
Date: Friday, January 05, 2018				Sheet 34 of 59

## Screw Hole



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	TPM/Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	v0.3
				Document Number	
				LA-G07AP(KBL-U_UMA_6L)	
Date:		Friday, January 05, 2018		Sheet	35 of 59





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G07AP(KBL-U UMA_6L)	v0.3
				Date: Friday, January 05, 2018	Sheet 36 of 59





# 2.5" SATA HDD



<PV> change short pad





# SATA ODD




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2017/08/24		Deciphered Date		2018/08/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SDP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title	
						HDD/ODD Conn	
						Customer	
						LA-G07AP(KBL-U_UMA_6L)	
						Date	
						Friday, January 05, 2018	
						Sheet	
						37 of 59	
						Rev	
						v0.3	






Doc	Document Number	Rev
Custom	LA-G07AP(KBL-U_UMA_6L)	v0.3
Date: Tuesday, January 09, 2018	Sheet 38 of	59




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	IO CON
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Drawing Number LA-G07AP(KBL-U_UMA_6L)	Rev 0
Date:				Tuesday, January 09, 2018	Sheet 39 of 59




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	DC Interface		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	New		
				Customer	v0.3		
				LA-G07AP(KBL-U_UMA_6L)			
				Date:	Friday, January 05, 2018	Sheet 40 of 59	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07AP(KBL-U_UMA_6L)
				Date	Friday, January 05, 2018
				Sheet	45
				of	59
				Rev	v0.3



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07AP(KBL-U_UMA_6L)
				Date	Friday, January 05, 2018
				Sheet	46 of 59
				Rev	v0.3




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet	1	Rev
				Document Number		v0.3
				Date:	Friday, January 05, 2018	Sheet 47 of 59



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALW/5VALW
Document Number				Rev
LA-G07AP(KBL-U_UMA_6L)				v0.3
Date: Friday, January 05, 2018				Sheet 48 of 59








N :H>0.8V ; L<0.4V  
N pin don't floating  
F have pull down resistor at HW side,  
lease delete PR601.

The current limit is set to 6A, 9A or 12A when this pin  
is pull low, floating or pull high.

Security Classification	Compal Secret Data			Title	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	1.0V_PRIM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.3
Date: Friday, January 05, 2018				Sheet	50 of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	1.8V_PRIM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07AP(KBL-U_UMA_6L)
				Date:	Sheet 51 of 59

